UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

Docket No. 325739/99

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application Washington, D.C. 20231

ansmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an

			ntitle	-	.C. TTT(a) and c	57 G.F.R. 1.50	o(b) is a new utility patent of	application for all
_				RANSISTOR AND FABRIC	CATION METH	OD OF THE	SAME	
								o s
_			ed by					
T	suy	oshi	Kato	h and Hideto Motoshima				vi S
								2
15.0	~	NIT	18(11.6	TION APPLICATION, chec	k appropriate h	av and sunah	the requisite information:	5 80 E
top. E				•	** *		of prior application No.:	-
∵u Wh				on a divisional a	Continuation-	m-part (Oir)	or prior application No	
-ià				ion 🔲 Divisional 🔲	Continuation-i	in-part (CIP)	of prior application No.:	
Wh								
	С	• onti	inual	ion 🗆 Divisional 🗆	Continuation-i	in-part (CIP)	of prior application No.:	
		, *						
End	clos	ed a	are:		A	. 51		
ji F					Application	Elements		
	1.	X	Fili	g fee as calculated and tran	smitted as desc	cribed below		
<i>((11)</i>)	2.	X	Spe	cification having	23	pages and ir	ncluding the following:	
				" 				
		a.	X	Descriptive Title of the Inve				
		b.		Cross References to Relate	ed Applications	(if applicable)		
		C.		Statement Regarding Fede	rally-sponsored	Research/De	evelopment (if applicable)	
		d.		Reference to Microfiche Ap	pendix (if applio	cable)		
		e.	X	Background of the Invention	n			
		f.	X	Brief Summary of the Inver	ntion			
		g.	X	Brief Description of the Dra	wings <i>(if drawin</i>	ngs filed)		
		h.	X	Detailed Description				
		i.	X	Claim(s) as Classified Belo	w			
		j.	X	Abstract of the Disclosure				

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 325739/99

Total Pages in this Submission

Application Elements (Continued)										
3.	X	Drawing(s) (when necessary as prescribed by 35 USC 113)								
	a.	XI F	Formal	Number of Sheets		8 (Figs. 1-10)				
	b.		Informal	Number of Sheets						
4.	X	Oath or Declaration								
	a.	X N	Newly executed (ori	iginal or copy)		Unexecuted	!			
	b.		☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)							
	c.	X V	₩ With Power of Attorney □ Without Power of Attorney							
	d.	DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).								
5.		Incorporation By Reference (usable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.								
6.		Comp	puter Program in Mi	icrofiche (Appendix))					
7.		Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)								
	a.	☐ Paper Copy								
	b.	☐ Computer Readable Copy (identical to computer copy)								
	C.	c. Statement Verifying Identical Paper and Computer Readable Copy								
				Accompanyin	ıg Ap	plication Parts				
8.	X	Assignment Papers (cover sheet & document(s))								
9.		37 CFR 3.73(B) Statement (when there is an assignee)								
10.		English Translation Document (if applicable)								
11.		Information Disclosure Statement/PTO-1449 Copies of IDS Citations								
12.		Prelin	minary Amendment							
13.	X	Ackno	nowledgment postca	rd						
14.		Certificate of Mailing								
			First Class E	Express Mail <i>(Specit</i>	fy Lat	pel No.):				

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 325739/99

Total Pages in this Submission

	Accompanying Application Parts (Continued)							
15.	X	Certified Copy of Priority Document(s) (if foreign priority is claimed)						
16.		Additional Enclosures (please identify below):						
		Request That Application Not Be Published Pursuant To 35 U.S.C. 122(b)(2)						
17.		Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.						
		Warning						
		An applicant who makes a request not to publish, but who subsequently files in a foreign country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in submitting the notice was unintentional.						

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 325739/99

Total Pages in this Submission

Fee	Calcu	ılation	and	Transr	nittal
	vaivi	Hativii	allu	Haliəl	mua

CLAIMS AS FILED									
For						Fee			
Total Claims	Total Claims 12 - 20 = 0 x \$18.00						\$0.00		
Indep. Claims 2 - 3 = 0			0	х	\$80.00		\$0.00		
Multiple Dependent C	laims (check if	applicable)	J				\$0.00		
#는 #						BASIC FEE	\$710.00		
OTHER FEE (specify	purpose)	A	ssignment Ro	ecordati	on		\$40.00		
	TOTAL FILING FEE \$750.00								
A check in the amount of \$750.00 to cover the filing fee is enclosed. The Commissioner is hereby authorized to charge and credit Deposit Account No. 50-0481 as described below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Credit any overpayment. Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).									
Dated: November 14, 2000 Sean M. McGinn, Esq.									

CC:

Reg. No.: 34,386 Customer No.: 21254

20

25

THIN FILM TRANSISTOR AND FABRICATION METHOD OF THE SAME

BACKGROUND OF THE INVENTION

5 1. Field of the Invention

The present invention relates to a thin film transistor and a fabrication method of the same and, particularly, to a thin film transistor for use in an active matrix type liquid crystal display panel and a fabrication method of the same.

2. Description of the Prior Art

Active matrix type liquid crystal display panels have been in great demand recently. To meet the demand, it becomes necessary, in order to improve the producibility thereof, to reduce the number of patterning steps in fabricating thin film transistors. Particularly, it is of urgent necessity to reduce the number of patterning steps without degrading a display quality of a resultant liquid crystal display panel.

In a conventional usual fabrication method of a thin film transistor (TFT), the number of patterning steps of which is reduced, at least 5 (five) patterning steps are required by using at least five kinds of photo resist patterns to be described below, which are used in fabricating a reverse-staggered type TFT. The reverse-staggered type TFT is also referred to as "bottom gate type TFT".

20

25

The first one of the five patterning steps is to pattern a gate wiring after an electrically conductive film for gate wiring is formed on a glass substrate.

The second patterning step is to pattern a gate insulating film and a semiconductor layer formed on the gate wiring in the order such that a portion of the semiconductor and an ohmic contact layer, which constitutes a transistor, are selectively provided.

The third patterning step is to pattern a source and drain electrode film to provide source and drain wirings. In this step, a portion of the ohmic semiconductor layer exposed between the source electrode and the drain electrode is etched away.

The fourth patterning step is to form a contact-hole connecting a pixel electrode to either the drain electrode or the source electrode by patterning a nitride passivation film formed on a whole surface of the wafer.

The fifth patterning step is to pattern a transparent pixel electrode film formed on the whole surface of the wafer to provide a transparent pixel electrode.

In this specification, one of the source and drain electrodes, both of which are A. C. driven, connected to the pixel electrode will be referred to as the source electrode and the other will be referred to as the drain electrode.

As mentioned, in the conventional fabrication method of the thin film transistor, at least five patterning steps

10

15

20

25

are required. Furthermore, when a back channel of the TFT is in a floating state and the TFT is operating for a long time, leakage current of the back channel is increased, causing display on a screen of the liquid crystal display panel to be uneven.

SUMMARY OF THE INVENTION

An object of the present invention is to provide a thin film transistor having a structure with which the number of patterning steps with using photo resists can be reduced and a fabrication method of the same thin film transistor.

Another object of the present invention is to provide a thin film transistor capable of reducing leakage current of a back channel when it is operated continuously and a fabrication method of the same thin film transistor.

According to the present invention, a thin film transistor having a back channel electrode is featured by that a voltage of a front channel positioned on the side of a gate wiring of the thin film transistor is made equal to a voltage of the back channel positioned on the side of a back channel electrode by short-circuiting the back channel electrode to a gate electrode through a contact-hole provided in a portion of a semiconductor layer constituting the thin film transistor.

The back channel electrode is featured by that it is formed of a material, which is a material of a pixel electrode such as transparent electrode connected to one of

5

10

15

a source electrode and a drain electrode of the thin film transistor.

The contact-hole is preferably formed in a location remote from an active region of the thin film transistor by at least 5 microns.

Furthermore, the present invention is featured by that a passivation film patterned to have a width equal to that of the back channel electrode and the semiconductor layer are provided between the back channel and a gate insulating film.

Moreover, the present invention is featured by that the semiconductor layer patterned to have a width equal to that of the source and drain electrodes of the thin film transistor is provided between the source and drain electrodes and the gate insulating film.

The semiconductor layer is featured by that it has an ohmic contact layer on the side thereof, which is in contact with the source and drain electrodes.

In addition, according to the present invention, a

thin film transistor having a semiconductor layer formed on
a gate insulating film which is formed on a gate electrode
wiring, source and drain wirings formed on the
semiconductor layer and a back channel electrode formed on
a passivation film which is formed on the source and drain
wirings is featured by that a pixel electrode connected to
one of the source electrode and the drain electrode is
formed of the same material as that of the back channel

15

20

25

electrode simultaneously with formation of the back channel electrode, the passivation film patterned to have a pattern identical to that of the back channel electrode and the semiconductor layer are provided between the back channel and a gate insulating film, the back channel electrode and a gate electrode are connected each other through a contact hole penetrating the passivation film, the semiconductor layer and the gate insulating film and the semiconductor layer patterned to have a pattern identical to that of a source and drain wiring layer is provided between the source and drain wiring layer and the gate insulating film.

The thin film transistor is featured by that a side face of one of the source electrode and the drain electrode, which is connected to a pixel electrode, is in contact with the pixel electrode and, further, the whole side face of the one electrode is in contact with the pixel electrode.

According to the present invention, a fabrication method of the above mentioned thin film transistor, which comprises the steps of forming a gate electrode wiring pattern on a substrate, forming a semiconductor layer and source and drain electrodes on a gate insulating film, forming a pixel electrode connected to one of the source electrode and the drain electrode and forming a back channel electrode on a passivation film formed on an active region of the thin film transistor, is featured by comprising the steps of patterning the source and drain electrodes without patterning the semiconductor layer,

5.

10

25

forming the passivation film after the patterning step, patterning a gate contact hole for connecting the back channel electrode to the gate electrode and an opening portion for the pixel electrode such that the gate contact hole and the opening portion penetrate the passivation film, the semiconductor layer and the gate insulating film, forming an electrically conductive film for the pixel electrode such that the conductive film commonly covers the gate contact hole and the opening portion and patterning the conductive film such that the pixel electrode and the back channel electrode are left as they are, wherein the passivation film and the semiconductor layer, which are not removed, are patterned simultaneously with using the pixel electrode, the back channel electrode and the source and drain electrodes, which are not removed, as a mask.

In this fabrication method, the opening portion is provided by removing a portion of the one of the source electrode and the drain electrode, to which the pixel electrode is connected.

The contact hole is formed in a location remote from the active region of the thin film transistor.

Furthermore, in this fabrication method, a one side of the opening portion is formed such that one side of one of the source electrode and the drain electrode is exposed through the opening portion and is electrically connected to the pixel electrode.

In addition, the semiconductor layer has an ohmic

10

20

25

contact layer on the side of the source and drain electrodes and the ohmic contact layer on the active region is patterned simultaneously with the patterning step of the source and drain electrodes.

Moreover, according to the present invention, the fabrication method of the thin film transistor is featured by comprising the first patterning step of forming a first wiring pattern on a substrate, the step of forming a lamination of a first insulating film, a semiconductor layer and a second wiring film on the substrate and the first wiring pattern, the second patterning step of patterning the second wiring film to form a predetermined wiring pattern, the step of forming a second insulating film commonly on the lamination and the second wiring pattern, the third patterning step of simultaneously forming a gate contact hole for exposing a portion of the first wiring pattern through the second insulating film and an opening portion for a pixel electrode for exposing a portion of the substrate through the second insulating film, the step of forming a transparent electrode and the fourth patterning step of forming a transparent pixel electrode by patterning the transparent electrode and, simultaneously therewith, defining a semiconductor region by selectively etching the semiconductor layer by using a resist mask on the transparent electrode and the second wiring pattern as an etching resist mask.

BRIEF DESCRIPTION OF THE DRAWINGS

The above mentioned and other objects, features and advantages of the present invention will become more clear by referring to the following detailed description of the invention taken in conjunction with the accompanying drawings, in which:

- FIG. 1 is a plan view of one pixel region of a TFT according to the present invention;
- FIG. 2 is a cross section taken along a line A-A in FIG. 1;
- 10 FIG. 3 is a cross section taken along a line B-B in FIG. 1;
 - FIG. 4 is a cross section taken along a line C-C in
 FIG. 1;
- FIG. 5 is a cross section taken along a line D-D in 15 FIG. 1;
 - FIG. 6A is a plan view showing a step of a fabrication method of the TFT shown in FIG. 1;
 - FIG. 6B is a cross section taken along a line E-E in FIG. 6A;
- FIG. 7A is a plan view showing another step of the fabrication method of the TFT shown in FIG. 1;
 - FIG. 7B is a cross section taken along a line F-F in FIG. 7A;
- FIG. 8 shows characteristics of a TFT obtained by a conventional fabrication method;
 - FIG. 9 shows a characteristics of a TFT obtained by the fabrication method according to the present invention;

and

5

10

15

20

25

FIG. 10 is a plan view of another embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will be described in detail with reference to the drawings.

FIG. 1 is a plan view of one pixel region of a TFT substrate according to an embodiment of the present invention and cross sections taken along lines A-A, B-B, C-C and D-D are shown in FIG's. 2, 3, 4 and 5, respectively.

The present TFT substrate for use in such as a liquid crystal display panel includes a transparent insulating substrate 1 in the form of such as a glass plate, a gate electrode 2 of an electrode material such as Cr (Chromium), W (Tungsten), Ta (Tantalum) or Al (Aluminum) formed on a surface of the transparent substrate 1, a gate insulating film 3 of an insulating material such as silicon nitride formed on the gate electrode 2, a semiconductor layer 4 of such as non-doped amorphous silicon (a-Si) formed on the gate insulating film 3 and an ohmic contact layer 5 of n⁺ a-Si doped with n type impurity such as phosphor formed on the semiconductor layer 4.

As shown in FIG. 2, in a transistor region, a portion of the ohmic contact layer 5, which is on a channel region positioned between source electrode 61 and drain electrode62, is removed to form an active region of the transistor. Furthermore, a silicon nitride film as a

10

15

20

25

passivation film 7 and a back channel electrode 82 are successively formed on the gate electrode. The back channel electrode 82 is made of a transparent electrode layer of such as ITO (Indium Tin Oxide) and thus it can be patterned simultaneously with a patterning of a pixel electrode 81 of ITO.

In the present invention, the back channel electrode 82 is electrically connected to the gate electrode 2 through a gate contact hole 10 as shown in FIG's. 3 and 4 such that the back channel electrode 82 does not become in a floating state.

The contact hole 10 is patterned such that it is

separated from the channel active region layer by a sufficient distance (at least 5µm) and is positioned on a gate wiring. That is, as shown in FIG's. 3 and 4, the gate electrode 2 is exposed through the passivation film 7, the semiconductor layer 4 and the gate insulating film 2. At a time when the gate contact hole 10 is formed, an opening 11 corresponding to a region of the pixel electrode 81 is formed by etching the passivation film 7, the semiconductor layer 4 and the gate insulating film 2 to expose the substrate 1 (see FIG. 7B). Then, the back channel electrode 82 is formed simultaneously with the formation of the pixel electrode 81. The TFT substrate of the present invention is formed by etching away the semiconductor layer 4 left between the source and drain wiring regions and the back channel electrode simultaneously with the patterning of the

1.5

20

25

transparent pixel electrode and the back channel electrode.

By employing such construction, a front channel 42 (on the side of the gate wiring) and a back channel 44 (on the side of liquid crystal alignment) become equipotential when the thin film transistor is operating, as shown in FIG. 2.

A storage capacity region is formed between the pixel electrode and the gate electrode. In the present invention, however, a storage capacity can be formed between the transparent pixel electrode 81 and the gate electrode 2 with the gate insulating film 3 interposed therebetween since the transparent pixel electrode 81 is electrically connected to the storage capacity electrode 63 by forming the electrode 63 of the same material as that of the source and drain electrodes simultaneously with the formation of the source and drain electrodes 61 and 62.

In the present invention, the transparent pixel electrode 81 is electrically connected to one of the source electrode and the drain electrode, which is connected to the pixel electrode, that is, the side face of the source electrode 61, as shown in FIG's. 3 and 4. In order to increase the contact area of the transparent pixel electrode 81 and the side face of the source electrode to thereby reduce the electric resistance, the source electrode 61 is patterned to a crank shape as shown in FIG. 1 so that all sides of the source electrode 61 becomes in contact with the transparent pixel electrode 81. As described, in the construction in which the side face of

5

10

15

20

25

the source or drain electrode is in contact with the pixel electrode, it is preferable that the side face has a crank shape so that the whole side face area contacts with the pixel electrode to reduce electric resistance.

In the shown example, when the opening portion 11 is formed, one side of the source electrode 61 is etched away to expose the side face of the source electrode 61. However, if the passivation film 7 can be etched away such that the side face of the source electrode on the side of the pixel electrode, it is possible to electrically connect the transparent pixel electrode 81 to the source electrode 61 without removing the one side of the source electrode 61 by etching.

Now, the fabrication method of thin film transistor according to the present invention will be described every patterning step.

The first patterning step includes the steps of forming a metal film of Cr, W, Ta or Al having thickness of 100nm ~ 300nm on the substrate 1 by such as sputtering and etching the metal film to form the gate wiring pattern 2 shown in FIG. 6A by photolithography.

The second patterning step includes the steps of forming the gate insulating film 3 of such as silicon nitride 200nm \sim 600nm thick, forming the semiconductor layer 5 of such as non-doped a-Si 100nm \sim 400nm thick and the ohmic contact layer 5 of such as n^+ a-Si 10nm \sim 100nm thick in the order by such as plasma CVD, and the steps of

forming a metal film of such as Cr, W, Ta or Al 50nm ~ 100nm thick by such as sputtering and patterning the metal film to form the source wiring 61 and the drain wiring 62 as shown in FIG. 6A and etching away an ohmic semiconductor layer of the ohmic contact layer 5 exposed on the surface of the wafer, which is in the back channel region (see FIG. 2).

The third patterning step includes the step of forming the passivation film 7 of such as silicon nitride 100nm ~ 300nm thick on the whole surface of the wafer by such as plasma CVD (see FIG. 6B), etching a portion of the passivation film 7, which is located on the gate wiring and remote from the active layer by at least 5 microns, down to the gate electrode and, simultaneously, etching the pixel portion down to the substrate 1 as shown in FIG's. 7A and 7B. In this stage, portions of the semiconductor layer in other region than the region in which the contact etching is performed are left as it is.

The fourth patterning step includes the steps of forming a transparent electrode layer of such as ITO 40nm ~ 100nm thick on the whole surface of the uppermost layer of the wafer by such as sputtering, patterning the transparent electrode layer to form the transparent pixel electrode 81 and the transparent electrode 82 and, in the transparent electrode patterning step, selectively removing the passivation film 7, the ohmic contact layer 5 and the semiconductor layer 4 with using a resist mask on the

10

15

20

25

transparent electrodes and the wiring electrodes as an etching mask to define the semiconductor active region as shown in FIG. 3.

In the fourth patterning step, it is necessary to select metal materials having selectivity to the identical etching step as the materials of the transparent electrode, the source electrode 61 and the drain electrode 62. As an example, the source and drain wirings 61 and 62 may be formed of Cr and the transparent electrode may be formed of ITO. In such case, ITO can be patterned by wet etching using iron chloride group or dry etching using HI or HBr gas, while the underlying Cr can not be etched unless wet etching using strong oxidizing Ce (Cerium) or dry etching using chlorine containing gas is used.

The TFT shown in FIG. 1 is completed through the above mentioned four patterning steps. Therefore, in the present invention, the number of patterning steps is reduced, so that the fabrication method can be substantially simplified.

The materials of the etching masks used in the four patterning steps are not limited to specific material and may be any known organic photo resists. The etching method for the gate electrode may be a wet etching and a dry etching using fluorine containing gas may be effective for the ohmic contact layer, the semiconductor layer and the passivation film. Preferably, plasma etching is used for the ohmic contact layer and reactive etching is used for the semiconductor layer and the passivation film.

15

20

FIG. 8 shows a characteristics of a TFT fabricated through the conventional five patterning steps and FIG. 9 shows a characteristics of the TFT according to the present invention, in each of which a left side ordinate depicts current I (A) flowing through the transistor and abscissa indicates voltage Va in a range from -20V to +20V applied to the gate wiring, when a voltage Vb = +10V is applied to the drain wiring. The right side ordinate $\sqrt{\text{I}}$ (A) indicates the linearity of the current characteristics of the TFT.

The current was measured with the back side surface of the TFT, that is, the surface of the back channel 82 being illuminated with light. Comparing the characteristics of the present TFT with the characteristics of the conventional TFT, it is clear that the current of the present TFT in a range of Va from -20V to -5V is larger than 1E-11 (=1 x 10⁻¹¹) and stands comparison with that of the conventional TFT. It is natural that the current value in such voltage range is reduced since both the front channel 42 and the back channel 44 are controlled through the gate wiring as shown in FIG. 2. In the present TFT, however, the back channel electrode is transparent.

Therefore, the current is prevented from being reduced by light incident on the back channel side of the TFT when the measurement is performed.

It is also clear that the current flowing through the TFT with the voltage Va in the rage from +5V to +20V is about three times that flowing through the conventional TFT.

10

20

25

This phenomenon may be due to the fact that, while electrons flow in the front channel 42 shown in FIG. 2 in the conventional TFT, electrons flow through both the front channel 42 and the back channel 44 in the present invention, so that the current characteristics may be improved. However, true reason for such large current flowing through the present TFT is not clear so far.

As such, Ion/Ioff characteristics, that is, (transistor ON)/(transistor OFF) characteristics, of the present TFT is substantially improved and the TFT can be fabricated with the reduced number of the photo resist patterning steps compared with the conventional TFT.

Although the present invention has been described with reference to the reverse-staggered TFT, it is of course possible to apply the present invention to a staggered TFT, which is also referred to as "top gate type TFT".

Describing the case where the present invention is applied to the top gate type TFT with reference to FIG. 10, the first patterning step includes the step of forming a wiring 102 for a light shielding film, which becomes the back channel, on the substrate surface.

The second patterning step includes the step of forming the transparent electrode film after the insulating film is formed and patterning a pixel electrode 181 and a source and drain electrodes 161 and 162.

The third patterning step includes the step of forming a semiconductor layer and a gate insulating film

10

20

successively and forming an opening portion 111 for exposing a pixel electrode on a portion which becomes a pixel portion and a light shielding film, a gate contact-hole 110 and a contact-hole 211 to the drain electrode.

The fourth patterning step includes the step of forming a metal film, which becomes a front channel and a drain wiring, patterning the metal film to form the drain wiring 262 and a front channel 182 and etching a semiconductor layer by using the front channel 182 and the drain wiring 262 as a mask.

In the above description of the top gate type TFT, the formation of the ohmic contact layer is omitted. However, the technique for forming the ohmic contact layer selectively in only an interface between a transparent electrode formed of ITO and a semiconductor layer formed thereon has been known. Therefore, by utilizing such known technique, it is possible to form an ohmic contact layer without requiring a new mask pattern.

Although only the features of the substrate portion of the present TFT have been described, a color filter layer and an aligning film are of course provided on the side of the TFT substrate, which is in contact with liquid crystal, by known technology.

According to the present invention featured by etching
the semiconductor layer by using the electrodes on the back
channel or the front channel as a mask, the following
advantages are obtained:

10

15

20

- (a) A TFT can be fabricated through four photo resist patterning steps.
- (b) The front channel and the back channel can be ONed/OFFed by a signal from the gate wiring, resulting a reduction of the back channel leakage current when the TFT is operated continuously.
- (c) Although it is necessary to remove an electrostatic protection circuit by reduction of the number of patterning steps, the circuit itself becomes similar to the conventional circuit since it is possible to connect the gate or drain by the transparent electrode after the contact is formed.
- (d) Since the pixel electrode is formed in the uppermost layer, there is no reduction of the aperture ratio even when the number of photo resist patterning steps.

Although the present invention has been described with reference to specific embodiments, this description is not meant to be construed in a limiting sense. Various modifications of the described embodiments will becomes apparent to persons skilled in the art upon reference to the description of the invention. It is therefore contemplated that the appended claims will cover any modifications or embodiments as fall within the true scope of the invention.

What is claimed is:

- 1 1. In a thin film transistor having a back channel
- 2 electrode, wherein a voltage of a front channel positioned
- 3 on the side of a gate wiring of said thin film transistor
- 4 is made equal to a voltage of said back channel positioned
- 5 on the side of a back channel electrode by short-circuiting
- 6 said back channel electrode to a gate electrode through a
- 7 contact-hole provided in a portion of a semiconductor layer
- 8 constituting said thin film transistor.
- 1 2. A thin film transistor as claimed in claim 1, wherein
- 2 said back channel electrode is formed of the same material
- 3 as a material of a pixel electrode connected to one of
- 4 source and drain electrodes of said thin film transistor.
- 1 3. A thin film transistor as claimed in claim 2, wherein
- 2 said pixel electrode is a transparent electrode.
- 1 4. A thin film transistor as claimed in claim 1, wherein
- 2 said contact-hole is formed in a location remote from an
- 3 active region of said thin film transistor by at least five
- 4 microns.
- 1 5. A thin film transistor as claimed in claim 1, wherein
- 2 a passivation film patterned to have a width equal to that
- 3 of said back channel electrode and said semiconductor layer

- 4 are provided between said back channel and said gate
- 5 insulating film.
- 1 6. A thin film transistor as claimed in claim 1, wherein
- 2 said semiconductor layer patterned to have a width equal to
- 3 that of said source and drain electrodes of said thin film
- 4 transistor is provided between said source and drain
- 5 electrodes and said gate insulating film.
- 1 7. A thin film transistor as claimed in claim 1, wherein
- 2 said semiconductor layer has an ohmic contact layer on the
- 3 side thereof, which is in contact with said source and
- 4 drain electrodes.
- 1 8. In a fabrication method of a thin film transistor,
- 2 including the steps of forming a gate electrode wiring
- 3 pattern and a gate insulating film on a substrate and
- 4 forming a semiconductor layer and a source and drain
- 5 electrodes on said gate insulating film, forming a pixel
- 6 electrode connected to one of said source and drain
- 7 electrodes and forming a passivation film and a back
- 8 channel electrode on an active region of said thin film
- 9 transistor, said fabrication method comprising the steps of
- 10 patterning said source and drain electrodes without
- 11 patterning said semiconductor layer, forming said
- 12 passivation film after the patterning step, patterning a
- 13 gate contact hole for connecting said back channel

- 14 electrode to said gate electrode and an opening portion for
- 15 said pixel electrode such that said gate contact hole and
- 16 said opening portion penetrate said passivation film, said
- 17 semiconductor layer and said gate insulating film, forming
- 18 an electrically conductive film for said pixel electrode
- 19 such that said conductive film commonly covers said gate
- 20 contact hole and said opening portion and patterning said
- 21 conductive film such that said pixel electrode and said
- 22 back channel electrode are left as they are, wherein said
- 23 passivation film and said semiconductor layer, which are
- 24 left as they are, are patterned simultaneously with using
- 25 said pixel electrode, said back channel electrode and said
- 26 source and drain electrodes, which are left as they are as
- 27 a mask.
 - 1 9. A fabrication method as claimed in claim 8, wherein
 - 2 said opening portion is provided by removing a portion of
 - 3 the one of said source and drain electrodes, to which said
 - 4 pixel electrode is connected.
 - 1 10. A fabrication method as claimed in claim 8, wherein
 - 2 said contact hole is formed in a location remote from said
 - 3 active region of said thin film transistor.
 - 1 11. A fabrication method as claimed in claim 8, wherein a
 - 2 one side of said opening portion is formed such that one
 - 3 side of one of said source and drain electrodes is exposed

- 4 through said opening portion and is electrically connected
- 5 to said pixel electrode.
- 1 12. A fabrication method as claimed in claim 8, wherein
- 2 said semiconductor layer has an ohmic contact layer on the
- 3 side of said source and drain electrodes and said ohmic
- 4 contact layer on said active region is patterned
- 5 simultaneously with the patterning step of said source and
- 6 drain electrodes.

10

ABSTRACT OF THE DISCLOSURE

A voltage of a front channel 42 (gate side wiring) of a thin film transistor is made equal to a voltage of a back channel 44 (liquid crystal alignment side) thereof by electrically connecting a gate electrode 2 and a back channel electrode 82 through a gate contact hole 10 to a semiconductor layer 4 constituting the thin film transistor. The thin film transistor is fabricated through four patterning steps by simultaneously etching the semiconductor layer and a transparent electrode by using a photo resist on the front channel.

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6A




FIG.6B




FIG.7A




FIG.7B




FIG.8 (PRIOR ART)




FIG.9





FIG.10



As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

THIN FILM TRANSISTOR AND FABRICATION METHOD OF THE SAME the specification of which: is attached hereto (check one) □ was filed on Application Serial No. and was amended on (if applicable) I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56* I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed: priority Prior Foreign Application(s) claimed 16/11/1999 X 325739/1999 Japan (Day/Month/Year Filed) yes no (Country) (Number) (Day/Month/Year Filed) (Country) yes no (Number) (Country) (Day/Month/Year Filed) no (Number) I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application: (Filing Date) (Status: patented, pending, abandoned) (Application Serial No.) Power of Attorney: As a named inventor, I hereby appoint Sean M. McGinn, Reg. 34,386, and Frederick W. Gibb, III, Reg. No. 37,629 as attorneys and/or agents to prosecute this application and transact all business in the Patent and

Power of Attorney: As a named inventor, I hereby appoint Sean M. McGinn, Reg. 34,386, and Frederick W. Gibb, III, Reg. No. 37,629 as attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. All correspondence should be directed to McGinn & Gibb, P.C., 1701 Clarendon Boulevard, Suite 100, Arlington, Virginia 22209. Telephone calls should be directed to McGinn & Gibb, P.C. at (703) 294-6699.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful

der Stein stein and the second stein and the second second

false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole or First Inventor TSUYOSHI KATOH		•
Inventor's Signature <u>Luyoshi</u> Katch	Date	11/7/2000
Residence Kagoshima, Japan	·	***************************************
Citizenship Japanese		
Post Office Address c/o NEC Kagoshima, Ltd., 2080,	Ohnoharamachi,	Izumi-shi, Kagoshima, Japan
Full Name of Second		
Inventor's Signature Hideto Motoshima		
Residence Kagoshima, Japan		
Citizenship Japanese		····
Post Office Address c/o NEC Kagoshima, Ltd., 2080, .	Ohnoharamachi,	Izumi-shi, Kagoshima, Japan
16 Å		
Full Name of Third		
Joint Inventor, If Any		
Inventor's Signature	Date	
Residence		
Citizenship		
Post Office Address		
Full Name of Fourth Joint Inventor, If Any		
Inventor's Signature	Date	
Residence		
Citizenship		
Post Office Address		
(An additional sheet(s) is/are attached hereto if the present invention	on includes more tha	n four inventors.)

- *Title 37, Code of Federal Regulations, § 1.56:
- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filling and prosecution of a patent application has a duty of candor and good faith toward the Patent and Trademark Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability; or (2) it refutes, or is inconsistent with, a position the applicant takes in: (i) opposing an argument of unpatentability relied on by the Office, or (ii) asserting an argument of patentability.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re patent application of

Katoh, et al.

Serial No.: Not Yet Assigned

Group Art Unit: Not Yet Assigned

Filing Date:

Concurrently Herewith

Examiner: Unknown

For:

THIN FILM TRANSISTOR AND FABRICATION METHOD OF THE SAME

Assistant Commissioner of Patents

Washington, D.C. 20231

NOTICE OF CHANGE OF ADDRESS

Sir:

Please be advised that the correspondence address of attorneys of record in the aboveidentified application has been changed to:

> MCGinn & Gibb, PLLC 8321 Old Courthouse Road, Suite 200 Vienna, VA 22182-3817 Customer No.: 21254

Please change the records in regard to the above-identified application accordingly and direct all telephone calls to the number shown above.

Respectfully submitted,

Sean M. McGinn

Registration No. 34,386

Date:

McGinn & Gibb, PLLQ Intellectual Property Law

8321 Old Courthouse Road; Suite 200

Vienna, Virginia 22182-3817

(703) 761-4100

Customer No. 21254